Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 127 | Views: 342

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013 | Popularity: 6.3 / 10


     

Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology

Harshit Dosi, Rekha Agrawal


Abstract: Analog to Digital Converter (ADC) is developed for operating at ultra low supply votages. Circuit is realized in 180 nm CMOS technology. The pre-simulation of ADC has been achieved on Caadence Virtuoso. The purpose of this work to develope a biomedical application. The research is focused on the design of ADC with sampling rate 100KS/s. It has very low cost and high speed technology with relative medium resolution and accuracy. This implies it posseses a good trade off between speed and cost. R2R DAC is used with a different approch in which matching of resistors is more easier than a conventional ADC.


Keywords: Cadence,  CMOS, DAC, Sampling rate, VLSI


Edition: Volume 2 Issue 7, July 2013


Pages: 417 - 418



Please Disable the Pop-Up Blocker of Web Browser

Verification Code will appear in 2 Seconds ... Wait



Text copied to Clipboard!
Harshit Dosi, Rekha Agrawal, "Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology", International Journal of Science and Research (IJSR), Volume 2 Issue 7, July 2013, pp. 417-418, https://www.ijsr.net/getabstract.php?paperid=02013184, DOI: https://www.doi.org/10.21275/02013184

Top