Area Efficient Architecture for Convolution Using Vedic Mathematics
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064



Downloads: 138 | Monthly Hits: ⮙14

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014

Area Efficient Architecture for Convolution Using Vedic Mathematics

Karishma P Dighorikar, S. L. Haridas

Convolution is a formal mathematical operation, just as multiplication, addition, and integration. Addition takes two numbers and produces a third number, while convolution takes two signals and produces a third signal. Convolution is used in the mathematics of many fields, such as probability and statistics. In linear systems, convolution is used to describe the relationship between three signals of interest: the input signal, the impulse response, and the output signal. Vedic mathematics is used since it reduces time, increases speeed and is easy to implement. It helps to solve problem 10-15 times faster. It covers explanation of several mathematical terms such as algebra, arithmetic, geometry etcThis paper presents a direct method of reducing convolution processing time using hardware computing and implementations of discrete linear convolution of two finite length sequences (NXN) The purpose of this research is to prove the feasibility of an application specific integrated circuit (ASIC) that performs a convolution on an acquired image in real time. The proposed implementation uses a modified hierarchical design approach, which efficiently and accurately speeds up computation; reduces power, hardware resources, and area significantly. The efficiency of the proposed convolution circuit is tested by embedding it in a top level FPGA.It also provides the necessary modularity, expandability, and regularity to form different convolutions for any number of bits.

Keywords: Convolution, Vedic Mathematics, Urdhva-Triyagbhyam Sutra, Active HDL

Edition: Volume 3 Issue 3, March 2014

Pages: 28 - 30

Share this Article

How to Cite this Article?

Karishma P Dighorikar, S. L. Haridas, "Area Efficient Architecture for Convolution Using Vedic Mathematics", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=20131012, Volume 3 Issue 3, March 2014, 28 - 30

Enter Your Email Address and Click Download Button





Similar Articles with Keyword 'Convolution'

Downloads: 141 | Weekly Hits: ⮙3 | Monthly Hits: ⮙14

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article

Downloads: 0

Review Papers, Electronics & Communication Engineering, India, Volume 10 Issue 4, April 2021

Pages: 1349 - 1355

Review on CNN based Sign Language Recognition Methods

Akash Vijayan, Sajeena .A

Share this Article

Downloads: 107 | Weekly Hits: ⮙3

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1753 - 1758

Efficient Pipelined FPGA Implementation of Steerable Gaussian Smoothing Filter

Shraddha Barbole, Dr. Sanjeevani Shah

Share this Article

Downloads: 107 | Weekly Hits: ⮙3 | Monthly Hits: ⮙12

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 987 - 990

Performance Analysis of Zigzag with RS coded WiMAX System

Divya Jain, Praveen Patidar

Share this Article

Downloads: 107 | Weekly Hits: ⮙1

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 593 - 595

A Novel Channel Estimation and Equalization Technique for Two-Way MIMO Relay Communication System

Swathi Balakrishnan, Amit Elizebeth Oommen

Share this Article

Similar Articles with Keyword 'Vedic Mathematics'

Downloads: 59 | Weekly Hits: ⮙2

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article

Downloads: 102 | Monthly Hits: ⮙8

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 3221 - 3230

Implementation of RSA Cryptosystem Using Ancient Indian Vedic Mathematics

Shahina M. Salim, Sonal A. Lakhotiya

Share this Article

Downloads: 105 | Weekly Hits: ⮙2 | Monthly Hits: ⮙10

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi, V. B. Baru

Share this Article

Downloads: 112 | Weekly Hits: ⮙2 | Monthly Hits: ⮙13

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1720 - 1722

High Speed Convolution and Deconvolution Algorithm based on Ancient Indian Vedic Mathematics

Priya Lad, Dr. A. A.Gurjar

Share this Article

Downloads: 113 | Weekly Hits: ⮙1 | Monthly Hits: ⮙9

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1321 - 1324

A Hierarchical Design of 32-bit Vedic Multiplier

Arpita S. Likhitkar, M. N. Thakare, S. R. Vaidya

Share this Article



Top