International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Open Access | Fully Refereed | Peer Reviewed

ISSN: 2319-7064




Downloads: 138

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 3, March 2014


Area Efficient Architecture for Convolution Using Vedic Mathematics

Karishma P Dighorikar, S. L. Haridas


Abstract: Convolution is a formal mathematical operation, just as multiplication, addition, and integration. Addition takes two numbers and produces a third number, while convolution takes two signals and produces a third signal. Convolution is used in the mathematics of many fields, such as probability and statistics. In linear systems, convolution is used to describe the relationship between three signals of interest: the input signal, the impulse response, and the output signal. Vedic mathematics is used since it reduces time, increases speeed and is easy to implement. It helps to solve problem 10-15 times faster. It covers explanation of several mathematical terms such as algebra, arithmetic, geometry etcThis paper presents a direct method of reducing convolution processing time using hardware computing and implementations of discrete linear convolution of two finite length sequences (NXN) The purpose of this research is to prove the feasibility of an application specific integrated circuit (ASIC) that performs a convolution on an acquired image in real time. The proposed implementation uses a modified hierarchical design approach, which efficiently and accurately speeds up computation; reduces power, hardware resources, and area significantly. The efficiency of the proposed convolution circuit is tested by embedding it in a top level FPGA. It also provides the necessary modularity, expandability, and regularity to form different convolutions for any number of bits.


Keywords: Convolution, Vedic Mathematics, Urdhva-Triyagbhyam Sutra, Active HDL


Edition: Volume 3 Issue 3, March 2014,


Pages: 28 - 30


How to Cite this Article?

Karishma P Dighorikar, S. L. Haridas, "Area Efficient Architecture for Convolution Using Vedic Mathematics", International Journal of Science and Research (IJSR), https://www.ijsr.net/get_abstract.php?paper_id=20131012, Volume 3 Issue 3, March 2014, 28 - 30

How to Share this Article?

Enter Your Email Address


Similar Articles with Keyword 'Convolution'

Downloads: 145

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 10 Issue 4, April 2021

Pages: 1349 - 1355

Review on CNN based Sign Language Recognition Methods

Akash Vijayan, Sajeena .A

Share this Article

Similar Articles with Keyword 'Vedic Mathematics'

Downloads: 1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M, Dr. Kiran V

Share this Article

Downloads: 61

Masters Thesis, Electronics & Communication Engineering, India, Volume 9 Issue 12, December 2020

Pages: 1042 - 1046

Renovated 32 Bit ALU Using Hybrid Techniques

Manju Davis, Uma N

Share this Article
Top