International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 121

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015


Diamond Mask Improved Sobel Edge Detector based on FPGA

Gurupal Singh Chawla [2] | Nitin Jain [9]


Abstract: This paper describes a new improved sobel edge detection method which can process images with improved performance. We have applied Diamond masking method on sobel kernel and gradients are processed horizontal and vertical wise where negative values are made absolute. Performance wise it shows better with respect to Sobel conventional and other industrial application. In our experiment we use 55 mask which represents 4 to 5 fold accuracy compared to other techniques also the processing time could be within the acceptance level. The Proposed architecture is implemented on FPGA devices and comparison results shows improvement of 3 to 5 fold of conventional.


Keywords: SOBEL, EDGE DETECTION, FPGA, DIAMOND


Edition: Volume 4 Issue 10, October 2015,


Pages: 710 - 717


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Gurupal Singh Chawla, Nitin Jain, "Diamond Mask Improved Sobel Edge Detector based on FPGA", International Journal of Science and Research (IJSR), Volume 4 Issue 10, October 2015, pp. 710-717, https://www.ijsr.net/get_abstract.php?paper_id=SUB158713

Similar Articles with Keyword 'SOBEL'

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2839 - 2842

An Efficient Diamond Mask Based Sobel Edge Detection Filter

Gurupal Singh Chawla [2] | Nitin Jain [9]

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 1730 - 1732

RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability

Lakshmamma K M | Chandana B.R

Share this Article
Top