International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 124

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015


Amorphous Slack Methodology for Autonomous Fault Handling in Memory and Image Processing Applications

Talwade Yuvaraj | Sadhana Choudhary [2]


Abstract: The proposed amorphous fault handling methodology utilizes run-time redundancy in order to enhance the survivability of the design. Here we are proposing a fault isolation algorithm, this algorithm will be solicited upon fault detection, this fault detection scheme uses health metric of application, this is applicable if and only if signal to noise metric is known and also the application should not possess associated metric for recognition of faulty behavior. This is demonstrated by designing a memory controller, which is being implemented using a HDL designer and modelsim software and also we are designing a sobel edge detector and same is implemented using MATLAB.


Keywords: Self adaptability, Error resilience, Fault isolation, Memory controller


Edition: Volume 4 Issue 5, May 2015,


Pages: 869 - 871


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Talwade Yuvaraj, Sadhana Choudhary, "Amorphous Slack Methodology for Autonomous Fault Handling in Memory and Image Processing Applications", International Journal of Science and Research (IJSR), Volume 4 Issue 5, May 2015, pp. 869-871, https://www.ijsr.net/get_abstract.php?paper_id=SUB154268

Similar Articles with Keyword 'Memory controller'

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 1887 - 1890

Design and Implementation of Argo And Falp Method on NOC and Their Analysis

A. Chezhiyan | M. R. Mahalakshmi

Share this Article

Downloads: 127

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 5 - 8

EEPROM Memory Controller Architecture for an Out of Order Execution

Shankaran S | K. Hari Priya

Share this Article
Top