EEPROM Memory Controller Architecture for an Out of Order Execution
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
www.ijsr.net | Open Access | Fully Refereed | Peer Reviewed International Journal

ISSN: 2319-7064


Amazon Sale


Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 3, March 2013

EEPROM Memory Controller Architecture for an Out of Order Execution

Shankaran S, K. Hari Priya

In modern day computer technology the time taken to access the information from the memory is larger compared to the time taken to execute the instructions. So we have to reduce the access time of the processor. An attempt has been made to reduce the time taken to execute the instructions by implementing several executing techniques so that the processor does not remain idle. In sequential execution the processor has to remain idle for a longer time in this process the processor is not used efficiently. Therefore to overcome this barrier out of order execution has been proposed by which the time taken to execute the instructions is reduced to a greater extent. In out of order execution the response time is reduced. The out of order also allows a prioritized handling of multiple operations. EEPROM is a nonvolatile memory which can be programmed and erased by using field electron emission the main characteristic of EEPROM is the way the memory programs and erases. Electrically erasable programmable read only memory controller architecture has been employed to enhance the performance of the system by executing the instructions in decoupled and out of order pattern so that the execution of instruction takes place at a faster rate and the efficiency of the processor is increased.

Keywords: EEPROM, RAM, DRAM, SRAM, OoO

Edition: Volume 2 Issue 3, March 2013

Pages: 5 - 8

Share this Article

How to Cite this Article?

Shankaran S, K. Hari Priya, "EEPROM Memory Controller Architecture for an Out of Order Execution", International Journal of Science and Research (IJSR), https://www.ijsr.net/search_index_results_paperid.php?id=IJSROFF2013071, Volume 2 Issue 3, March 2013, 5 - 8

78 PDF Views | 62 PDF Downloads

Download Article PDF


Amazon Sale


Similar Articles with Keyword 'EEPROM'

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1781 - 1785

ARM7 and 1-Wire Technology Based Multiple Access System

Snehal Thakur, Rahul Nawkhare

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 493 - 497

Cost Effective Bus Intimation System for the Public Using GPS and GSM Technology

R. Pradeep Saravana Kumar, V. Goudham

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015

Pages: 1530 - 1533

Can Linked Vehicle Monitoring Validation System

R. Srithulasiraman

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 5 - 8

EEPROM Memory Controller Architecture for an Out of Order Execution

Shankaran S, K. Hari Priya

Share this Article

Similar Articles with Keyword 'RAM'

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 924 - 929

A Novel Approach to Reduce the Handover Probabilities due to Wrong Decision

Shweta Patil, Mohammed Bakhar, Pallavi Biradar

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 1842 - 1847

A Novel Mac Based Congestion Control System for VANET with Adaptive Routing

Mahanthgouda, Sridhara. K

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 9 Issue 10, October 2020

Pages: 237 - 239

Li-Fi Based Patient Monitoring System

Vivek Sangani

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1335 - 1340

Robust Segmentation and Classification of Histopathological Image

Jincy Wilson, Vipin V. R.

Share this Article

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Similar Articles with Keyword 'DRAM'

Research Paper, Electronics & Communication Engineering, China, Volume 4 Issue 2, February 2015

Pages: 1743 - 1747

Design and Implementation of an Accidental Fall Detection System for Elderly

Enku Yosef Kefyalew, Abubakr Rahmtalla Abdalla Mohamed

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 5 Issue 1, January 2016

Pages: 1000 - 1002

A New Technique of Auction Based Spectrum Allocation for CR Network

Jyoti Shivshankar Swami, Sangita Nikumbh

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava, Rajesh Khatri

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014

Pages: 206 - 209

Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate

Neha Kumari, Rakesh Jain

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013

Pages: 5 - 8

EEPROM Memory Controller Architecture for an Out of Order Execution

Shankaran S, K. Hari Priya

Share this Article

Similar Articles with Keyword 'SRAM'

Case Studies, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015

Pages: 1862 - 1867

FPGA Based Architecture for High Performance SRAM Based TCAM for Search Operations

Lekshmipriya S., Suby Varghese

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1597 - 1602

Design Of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power

Vema Vishnu Priya, G.Ramesh

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 151 - 157

Background Subtraction Algorithm for Moving Object Detection Using Denoising Architecture in FPGA

Anu Susan Philip

Share this Article

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 11, November 2017

Pages: 2142 - 2145

Novel Design of Low Power Nonvolatile 10T1R SRAM Cell

Vani Tripathi, Bhawna Trivedi

Share this Article

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1156 - 1159

A Low Power CMOS 8T SRAM Cell for High Speed VLSI Design Using Transmission Gate Mode

Urvashi Chaudhary, Rajendra Bahadur Singh

Share this Article
Top