Downloads: 132 | Views: 224

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 9, September 2015

Reduction of Static Power Dissipation in CMOS Inverter using Extra Nodes and Substrate Current

Harigovind ^[3] | Sarath Mohan KP ^[2] | Mariya Stephen ^[3]

Abstract: Comparator is one of the fundamental building blocks in most analog to digital (ADC). Hence its fast operation at low voltage is very essential but without diminishing it performance. The issue related with using low supply voltage is reduced common mode input range. To enhance this techniques like supply boosting, usage of body driven transistors etc are used. Though all have certain advantages but the speed of the comparator was not reliable using any of these techniques. An additional circuitry is added to conventional dynamic comparator which takes care of this speed reliability. But the additional circuitry mismatch when solved gives the double tail comparator. Without complicating the design by adding few transistors a positive feedback is given to reduce the delay time. Many comparator architectures and its comprehensive delay analysis are discussed in this paper along with a new structure for double tail comparator without stacking too many transistors. The comparison between conventional dynamic comparator and double tail comparator is discussed further with its delay analytical expressions.

Keywords: Double tail comparator, kickback noise, dynamic clocked comparators, low power analog-digital convertors ADCs

Edition: Volume 4 Issue 9, September 2015,

Pages: 296 - 300