Downloads: 111 | Views: 265
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015 | Popularity: 6.9 / 10
Performance Evaluation of Power Saving Routing Protocol
Sujit Wagh, S.B.Takale
Abstract: There is tremendous increase in the applications which uses internet which results into affecting the network performance (QoS) because of heavy traffic load on the core routers which causes into more power requirements in core routers In this paper we describe the power challenges in todays routers. In order to save the power consumed in the routers an innovative approach is suggested in this paper. Here, one distributed routing protocol is employed which saves power in the core routers without lowering the performance of network adhering to the connectivity of the network. General distributed routing protocol (GDRP) maintains compatibility with any existing distributed routing protocol, which saves power by making some of its core routers into sleep mode called as power saving mode. We highly suggest a novel and distinct approach to resolve this problem that includes making power awareness a primary objective in the design and configuration of networks and routing protocols. Simulation results shows there is no affect on QoS of network. The network performance parameters are compared with existing link state routing protocol.
Keywords: Green internet, sleep coordination, power saving, distributed routing protocol, GDRP
Edition: Volume 4 Issue 1, January 2015
Pages: 1971 - 1975
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 109
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1214 - 1218Review on Different Types of Power Efficient Adiabatic Logics
Vijendra Pratap Singh, Dr. S.R.P Sinha
Downloads: 111
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 2723 - 2728An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating
Bhima Venkata Sujatha, V. T. Venkateswarlu
Downloads: 113
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 4, April 2013
Pages: 183 - 187A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement
Shakthipriya.R, Kirthika.N
Downloads: 115
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 12, December 2014
Pages: 426 - 431A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI
Ravi Ranjan Kumar, Priyanka Gautam
Downloads: 116
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 2094 - 2098Design of Advanced Configurable Radix-4 Booth Multiplier for Low Power and High Speed Applications
Sareddy Swathi, P. Sandhya Rani