International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 110 | Views: 191

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Rating: 6.8 / 10

A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL

Ujjwala V. Chaudhari | Prof A. P. Dhande

Abstract: Most of the DSP applications need floating point numbers multiplication. The possible ways to represent real numbers in binary format floating point numbers are, the IEEE 754 standard represents two floating point formats, Binary interchange format and Decimal interchange format. To improve speed multiplication of mantissa is done using specific multiplier replacing Carry Save Multiplier. To give more precision, rounding is not implemented for mantissa multiplication. The binary floating point multiplier is plane to do implemented using VHDL and it is simulated and synthesized by using ModelSim and Xilinx ISE software respectively. The result so got will be compare with the previous work done. Floating point multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting.

Keywords: floating point, ModelSim, Xilinx ISE, Binary interchange format, Decimal interchange format

Edition: Volume 4 Issue 6, June 2015,

Pages: 169 - 171

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait