Low Power FPGA Architecture
Abstract: A comprehensive analysis and implementation of FPGA architecture for low routing power and clock gated CLBs has been presented in this paper. The power consumption in FPGAs is more in routing and in clock network. As the FPGA has thousands of logic blocks and hard embedded micros spread across the FPGA chip, more numbers of routing lines and switch boxes are required. Also the clock network is built with same routing resources. The Configurable logic blocks with clock gating will allow reducing the dynamic power. The logical equivalence of CLB inputs will help to reduce the routing congestion and also improve the timing of the design.
Keywords: FPGA, VTR, clock gating, CLB, ODIN II
How to Cite?: Abhijeet Khandale, Dr. H R Bhagyalakshmi, "Low Power FPGA Architecture", Volume 4 Issue 6, June 2015, International Journal of Science and Research (IJSR), Pages: 23-26, https://www.ijsr.net/getabstract.php?paperid=SUB153748, DOI: https://dx.doi.org/10.21275/SUB153748