Downloads: 139 | Views: 406 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015 | Popularity: 6.5 / 10
Low Power FPGA Architecture
Abhijeet Khandale, Dr. H R Bhagyalakshmi
Abstract: A comprehensive analysis and implementation of FPGA architecture for low routing power and clock gated CLBs has been presented in this paper. The power consumption in FPGAs is more in routing and in clock network. As the FPGA has thousands of logic blocks and hard embedded micros spread across the FPGA chip, more numbers of routing lines and switch boxes are required. Also the clock network is built with same routing resources. The Configurable logic blocks with clock gating will allow reducing the dynamic power. The logical equivalence of CLB inputs will help to reduce the routing congestion and also improve the timing of the design.
Keywords: FPGA, VTR, clock gating, CLB, ODIN II
Edition: Volume 4 Issue 6, June 2015
Pages: 23 - 26
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 111
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 2723 - 2728An Efficient Design for Reduction of Power Dissipation in Johnson Counter using Clock Gating
Bhima Venkata Sujatha, V. T. Venkateswarlu
Downloads: 114
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 1525 - 1530A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating
Mayuri B. Junghare, Aparna S. Shinde
Downloads: 118
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 757 - 759Inculcation of Simultaneous Clock Gating and Power Gating in Sequential Design
Vivek Dadheech, Ghanshyam Jangid
Downloads: 127
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015
Pages: 839 - 841A Comparative Study and Review of Different Clock Gating Techniques and their Application
Abhishek Sharma, Ekta Jolly
Downloads: 131
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 206 - 209Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate
Neha Kumari, Rakesh Jain