RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability
Abstract: The Canny edge detector is an edge detection operator detect a wide range of edges in images. Canny edge detector is read both column and rows pixels in images this is extra feature we are added in our article. Canny Edge detector is very fast and easy detector compared other detector like sobel detector. Edge detection is a very important area in the field of Computer Vision. Edges define the boundaries between regions in an image, which helps with segmentation and object recognition. Compared with the implementation in a PC based system, pipelined implementation on FPGA is easy way and it takes much less implementation time and also more efficiency. Then also we are improving Thresholding.
Keywords: NMAX, RTL, FPGA, PC, DSP
How to Cite?: Lakshmamma K M, Chandana B.R, "RTL Design and FPGA Implementation of Canny Edge Detector with Real Time Threshold Adjustment Capability", Volume 4 Issue 4, April 2015, International Journal of Science and Research (IJSR), Pages: 1730-1732, https://www.ijsr.net/getabstract.php?paperid=SUB153402, DOI: https://dx.doi.org/10.21275/SUB153402