Modified Networks-in-Cache for Embedded Processor
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 132 | Views: 384 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 3, March 2015 | Popularity: 6.5 / 10


     

Modified Networks-in-Cache for Embedded Processor

Soly Susan Joseph, Anusree L. S.


Abstract: A new cache architecture which utilizes the advantage of the tiling of cache Non Uniform Cache Architecture (NUCA) and the latency in accessing data from the tiles can be reduced by modified tag matching technique. Based on the fact that a memory system is said to be perfect if it can supply immediately any data that the CPU requests. The cache architectures pay an important role in how fast the data can be accessed from the cache by the processor. The proposed cache architecture consist of small and low latency tiles placed between different cache levels so as to reduce the inter cache latency gap between first level cache and secondary cache. The interconnection and routing of data through these tiles are done by three networks which expertise in separate cache operation so as to improve the performance. The tag matching technique presented in this brief for data protected with error correcting code is to reduce the latency and complexity. The practical error correcting code word is usually presented in a systematic form in which the data and parity parts are completely separated from each other so the advanced tag matching technique parallelizes the comparison of both parts. The incoming data matches the stored data only when a certain number of erroneous bits are corrected and a butterfly-formed weight accumulator is used for efficient Hamming Distance computing. The Verilog language is used for coding and simulated by using Model-Sim.


Keywords: Non Uniform Cache Architecture tag matching error-correcting codes ECC systematic codes Hamming distance


Edition: Volume 4 Issue 3, March 2015


Pages: 856 - 859



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Soly Susan Joseph, Anusree L. S., "Modified Networks-in-Cache for Embedded Processor", International Journal of Science and Research (IJSR), Volume 4 Issue 3, March 2015, pp. 856-859, https://www.ijsr.net/getabstract.php?paperid=SUB152040, DOI: https://www.doi.org/10.21275/SUB152040

Similar Articles

Downloads: 44 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 1, January 2022

Pages: 51 - 62

An Automated Detection and Segmentation of Tumor in Brain MRI using Machine Learning Technique

Priyanka Bharti

Share this Article

Downloads: 196 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015

Pages: 188 - 191

Realization of Smart City Using 5G Cognitive Radio

Lalit Chettri, Syed Sazad

Share this Article

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 159 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Case Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 746 - 749

A Study on Smart Parking Assistance

Faba Sosamma Abraham

Share this Article

Downloads: 152 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Comparative Studies, Electronics & Communication Engineering, India, Volume 9 Issue 6, June 2020

Pages: 750 - 753

A Comparative Study on the Diagnosis of Skin Cancer using different Models in Deep Learning

Surya S Kumar, Dhanesh M S

Share this Article
Top