Two Transistor XOR Gate Based Single Bit-Full Adder Design for Embedded Applications
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 131 | Views: 334 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015 | Popularity: 6.3 / 10


     

Two Transistor XOR Gate Based Single Bit-Full Adder Design for Embedded Applications

Korra Ravi Kumar, O. Ravinder


Abstract: -This paper explains a new approach to design Exclusive-OR gate using 2 transistors. A full adder circuit has been designed by using proposed 2T Exclusive-OR circuit and a transmission gate is used extensively in very large-scale integration (VLSI) applic


Keywords: CMOS, transmission gate, full adder, exclusive-OR XOR


Edition: Volume 4 Issue 2, February 2015


Pages: 1986 - 1989



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Korra Ravi Kumar, O. Ravinder, "Two Transistor XOR Gate Based Single Bit-Full Adder Design for Embedded Applications", International Journal of Science and Research (IJSR), Volume 4 Issue 2, February 2015, pp. 1986-1989, https://www.ijsr.net/getabstract.php?paperid=SUB151700, DOI: https://www.doi.org/10.21275/SUB151700

Similar Articles

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 5, May 2022

Pages: 1837 - 1841

Leakage Reduction Technique for Scan Flip-Flop

Nayini Bhavani, Rahul D, Bhavani Kiranmai, J. Yeshwanth Reddy

Share this Article

Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024

Pages: 1821 - 1823

Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique

Rentala Laxmi Sindhuja

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 966 - 969

High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology

S. Sivashankari

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 79 - 81

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi

Share this Article

Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 470 - 472

Reduction of Leakage Power for VLSI Design Logic Gate Circuits

Kiran Renukuntla

Share this Article
Top