Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 109 | Views: 637

Case Studies | Electronics & Communication Engineering | India | Volume 4 Issue 2, February 2015 | Popularity: 6.7 / 10


     

Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement

Tessy M John, Dhanya Oommen


Abstract: The usage of embedded memories is more than half of the die area for a typical system on chip (SOC). Due to the complexity of memory architectures, the possibility of occuring manufacturing defects is more. Hence memory testing is at high risk. Built In Self Test (BIST) has been proven to be most costeffective and widely used solutions for memory testing. It is a mechanism that allows a machine or a circuit to test itself. BIST module consist of a test pattern generator, circuit under test and a response analyzer. The generated test patterns are applied to circuit under test and the test response is evaluated by an output response analyzer. From the output of output response analyzer, the faulty circuit can be detected. The faults detected during testing is repaired using a suitable repairing method. Built In Self Repair (BISR) techniques are widely used for repairing embedded memories. The earlier repairing methods have low repair rate and takes lot of time to repair. BISR technique is used to reduce repair time and to increase the repair rate. The design architecture is Simulated using ModelSim and Xilinx ISE 13.1 tools. Most of the repairing are based on allocating some redundancy to memory elements. For allocating redundancy, redundancy analysis is necessary. An efficient redundancy analysis method called Re-Configurable Built In Redundancy Analysis is used to improve repair rate and to reduce repair time.


Keywords: BIST, BISR, FPGA, BIRA


Edition: Volume 4 Issue 2, February 2015


Pages: 1937 - 1941



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Tessy M John, Dhanya Oommen, "Re-Configurable Built In Self Repair scheme in Ram for Yield Improvement", International Journal of Science and Research (IJSR), Volume 4 Issue 2, February 2015, pp. 1937-1941, https://www.ijsr.net/getabstract.php?paperid=SUB151604, DOI: https://www.doi.org/10.21275/SUB151604

Similar Articles

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 2, February 2022

Pages: 313 - 315

Fast Speed Base of Two Multiplication

Rohit Kumar

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Masters Thesis, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 575 - 578

An FPGA-Based Implementation of Emotion Recognition Using EEG Signals

Sonia Stanley Louis, Dr. Mahantesh K.

Share this Article

Downloads: 4 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 59 - 62

Implementation of Low Power Multiplier for High Speed Arithmetic Applications

Kishor Kanaparthi

Share this Article
Top