International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 4 | Views: 199 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project | Electronics & Communication Engineering | India | Volume 12 Issue 9, September 2023 | Popularity: 4.6 / 10


     

Design of Low-Cost Stochastic Number Generator Using TSPC Logic in 45nm Technology

Pavan PH, Lalitha S


Abstract: An essential part of stochastic computing (SC) is the stochastic number generator (SNG). The SNG has an ability to change the binary numbers into stochastic bit streams. An SNG includes random number source (RNS) i.e., LFSR and a comparator. LFSR generates random bit sequences based on the tapings made in it. Using simulation outcomes, it describes how the weighted binary generator (WBG) which can be used to replace the comparator (CMP) component of SNG circuits to reduce SC correlation. The probability conversion circuit (PCC) is another name for WBG. The PCC converts the generated random numbers into a random bit stream, which has the desired chance of generating 1s. This project presents a comparative approach towards designing SNG in different logics in 45nm technology. Different logics are CMOS and TSPC. SNG is designed for every logic mentioned above. By comparing parameters like Area, Power consumption, Number of transistors used, working frequency, and concluding which logic based SNG is better.


Keywords: Linear feedback shift register, Stochastic number generator, weighted binary generator, Random number source


Edition: Volume 12 Issue 9, September 2023


Pages: 1388 - 1394



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Pavan PH, Lalitha S, "Design of Low-Cost Stochastic Number Generator Using TSPC Logic in 45nm Technology", International Journal of Science and Research (IJSR), Volume 12 Issue 9, September 2023, pp. 1388-1394, https://www.ijsr.net/getabstract.php?paperid=SR23916161201

Similar Articles

Downloads: 111

Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015

Pages: 1294 - 1297

Weighted Random Pattern Generator by Using BIST

Rajni Gajendra, Rahul Gedam

Share this Article

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2374 - 2378

Circuit under Test Verification with MSIC Test Pattern Generator

Parvathy Chandra, Vishnu V. S.

Share this Article

Downloads: 121

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014

Pages: 159 - 164

Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)

Nelli Shireesha, Katakam Divya

Share this Article

Downloads: 128

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013

Pages: 165 - 170

Implementation of Low Power Test Pattern Generator Using LFSR

K. Supriya, B. Rekha

Share this Article

Downloads: 132

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 865 - 868

Fully Reused VLSI Architecture of FM0/Manchester Encoding Technique for Memory Application

Triveni A Patil, Sadhana Choudhary

Share this Article
Top