Downloads: 4 | Views: 199 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Student Project | Electronics & Communication Engineering | India | Volume 12 Issue 9, September 2023 | Popularity: 4.6 / 10
Design of Low-Cost Stochastic Number Generator Using TSPC Logic in 45nm Technology
Pavan PH, Lalitha S
Abstract: An essential part of stochastic computing (SC) is the stochastic number generator (SNG). The SNG has an ability to change the binary numbers into stochastic bit streams. An SNG includes random number source (RNS) i.e., LFSR and a comparator. LFSR generates random bit sequences based on the tapings made in it. Using simulation outcomes, it describes how the weighted binary generator (WBG) which can be used to replace the comparator (CMP) component of SNG circuits to reduce SC correlation. The probability conversion circuit (PCC) is another name for WBG. The PCC converts the generated random numbers into a random bit stream, which has the desired chance of generating 1s. This project presents a comparative approach towards designing SNG in different logics in 45nm technology. Different logics are CMOS and TSPC. SNG is designed for every logic mentioned above. By comparing parameters like Area, Power consumption, Number of transistors used, working frequency, and concluding which logic based SNG is better.
Keywords: Linear feedback shift register, Stochastic number generator, weighted binary generator, Random number source
Edition: Volume 12 Issue 9, September 2023
Pages: 1388 - 1394
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 111
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 12, December 2015
Pages: 1294 - 1297Weighted Random Pattern Generator by Using BIST
Rajni Gajendra, Rahul Gedam
Downloads: 114
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015
Pages: 2374 - 2378Circuit under Test Verification with MSIC Test Pattern Generator
Parvathy Chandra, Vishnu V. S.
Downloads: 121
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 159 - 164Analysis of Low Power Test Pattern Generator by Using Low Power Linear Feedback Shift Register (LP-LFSR)
Nelli Shireesha, Katakam Divya
Downloads: 128
Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013
Pages: 165 - 170Implementation of Low Power Test Pattern Generator Using LFSR
K. Supriya, B. Rekha
Downloads: 132
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 865 - 868Fully Reused VLSI Architecture of FM0/Manchester Encoding Technique for Memory Application
Triveni A Patil, Sadhana Choudhary