Analysis of Different Power Efficient Flip-Flops

Savita Pandey, Padmini Sahu

Abstract: A power efficient flip flop dissipates very less power as compared to normal flip flops. In this paper different power efficient flip-flop switch different specific features are compared. A specified category of power efficient flip-flops known as the Dual Edge Triggered flip-flops are also considered in this comparison. The Dual Edge Triggered flip-flops responses to both positive and negative edge of clock. Hence this flip-flop can significantly reduce the clock related power. In this article, we compare several published implementations of power efficient flip-flops for performance & power consumption.

Keywords: Dual Edge Triggering, Conditional Capture Technique, Conditional Precharge, Power Delay Product, Clock Distribution Network

How to Cite?: Savita Pandey, Padmini Sahu, "Analysis of Different Power Efficient Flip-Flops", Volume 5 Issue 4, April 2016, International Journal of Science and Research (IJSR), Pages: 91-94, https://www.ijsr.net/getabstract.php?paperid=NOV162260, DOI: https://dx.doi.org/10.21275/NOV162260