FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes

K. Ramesh, E. Srinivas

Abstract: In deep submicron (DSM) technology, the coupling capacitance is comparable to or exceeds the self or substrate capacitance, which in turn causes the delay of a transition in a wire to be twice or more than that of a wire transitioning next to a steady signal. In this paper, the authors propose a new coding technique which minimizes both coupling and self transition activities in the bus lines using the CODEC design of all classes of CACs based on binary mixed-radix numeral systems and spatial redundancy respectively. Using this framework, we then propose novel CODEC designs for three important classes of CACs; one lambda codes (OLCs), FPCs, and forbidden overlapping codes (FOCs). Our CODEC designs have area complexity and delay that increase quadratically with the size of the bus, while achieving optimal or nearly optimal code rates. Using an FPGA kit we can observe the CACs results on it.

Keywords: CODEC, crosstalk avoidance codes (CACs), interconnect, numeral systems, FPGA kit

How to Cite?: K. Ramesh, E. Srinivas, "FPGA Implementation of Codec Design for Optimal Code Rate Crosstalk Avoidance Codes", Volume 2 Issue 2, February 2013, International Journal of Science and Research (IJSR), Pages: 614-622, https://www.ijsr.net/getabstract.php?paperid=IJSRON2013500, DOI: https://dx.doi.org/10.21275/IJSRON2013500

Download Citation: APA | MLA | BibTeX | EndNote | RefMan