Implementation of Artificial Neural Network for Pattern Detection in VHDL
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 127 | Views: 345

Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 9, September 2017 | Popularity: 6.2 / 10


     

Implementation of Artificial Neural Network for Pattern Detection in VHDL

Apurva Shukla, Prashant Puri Goswami


Abstract: Artificial Neural Network is basically a system which works on the functioning of human brain and nervous system. As it is an intelligent machine its demand is increasing in real time application. Here first we have implemented artificial neuron and then use it in artificial neural network for detection of pattern. The basic universal gates are used to build an artificial neural network. This paper suggests the implementation and behavior of artificial neuron and how it can be used to detect patterns. The pattern used here is digits or characters.


Keywords: Artificial neuron, VHDL, simulation, artificial neural network


Edition: Volume 6 Issue 9, September 2017


Pages: 951 - 953



Make Sure to Disable the Pop-Up Blocker of Web Browser


Text copied to Clipboard!
Apurva Shukla, Prashant Puri Goswami, "Implementation of Artificial Neural Network for Pattern Detection in VHDL", International Journal of Science and Research (IJSR), Volume 6 Issue 9, September 2017, pp. 951-953, https://www.ijsr.net/getabstract.php?paperid=ART20176782, DOI: https://www.doi.org/10.21275/ART20176782

Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014

Pages: 108 - 112

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Rakesh M. R

Share this Article

Downloads: 140 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R, S.A Hariprasad, M.Uttara Kumari

Share this Article

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 10, October 2022

Pages: 1253 - 1258

NFDM - Analysis through Simulation

Maheshwari, S Akhila

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Prototypes and Models, Electronics & Communication Engineering, Sri Lanka, Volume 12 Issue 11, November 2023

Pages: 1572 - 1581

High-Efficiency Low Noise Amplifier Design for Enhanced Receiver Sensitivity in S- and C- band Frequencies

C. R. Ravinthiran

Share this Article
Top