International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 120 | Views: 186

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016 | Rating: 6.3 / 10

Improvement in the Advanced Encryption Standard Algorithm in Term of Low Area and Power Consumption by using FPGA

Umalaxmi Sawant | Venkat Ghodke

Abstract: In all over the world communication of private and confidential data over the computer networks or the Internet, there is always a chance of the hacking the data from the wrong intention people. Data encryption maintains data privacy and authentication. Information has become of the most important thing in growing demand of have to store every single importance of events in everyday life. Messages have to be secured from unauthorized party. So that encrypts the data. There are two types of encryption algorithms, a private key (symmetric key) and public key. In terms of computational complexity, private key algorithm is not much as complex than a public key algorithm. In this paper implement the AES algorithm on FPGA using VHDL language with using software Xilinx ISE tool. The main target is by maintaining standard throughput of data to achieve low area as well as low power consumption. Also maintain high speed data processing and reduce time for key generating. For an instantaneous output in this paper use BRAM implementation which is alternative to conventional s-box combinational logic. It shows the performance better than other.

Keywords: AES Advanced Encryption Standard, DES Data Encryption Standard, Encryption, Decryption, Cryptography, FPGA, cipher text

Edition: Volume 5 Issue 7, July 2016,

Pages: 1623 - 1626

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait