VLSI Based Robust Router Architecture

Pramod Kulkarni, M. N. Karanjkar

Abstract: In this paper, we introduce networking solution by using VLSI architecture techniques to router design for networking system to provide control over the network. We attempts to overcome latency and time reduction issue and can provide multipurpose networking router by means of verilog and it was synthesized in Xilinx 13.2 version, simulated Modelsim 10.0 version. The approach enables the router to process mul-tiple incoming IP packets with different versions of protocols simultaneously, e. g. for IPv4 and IPv6.

Keywords: verifying Router Protocol Verilog