Downloads: 134 | Views: 294 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper | Electronics & Communication Engineering | India | Volume 6 Issue 4, April 2017 | Popularity: 6.3 / 10
Design and Performance Evaluation of DRAM Memory Array on Different Technologies
Neha Singla, Veena
Abstract: 1T1C DRAM cell has been simulated using Tanner EDA tool over 180nm technology and array of 2*2 DRAM, 4*4 DRAM has also been simulated over 180nm. H-spice tool is also used to simulate 1KB DRAM memory over 22nm technology using two capacitors to reduce the leakage as well as 1T1C DRAM cell. Power consumption and delay are the important parameters to design any circuits. Hence, they are also computed with the retention time. Timing parameters such as row address to column address delay, row pre-charge time, latency time have also computed.
Keywords: 1T1C DRAM, Delay, Semiconductor memory, Nanometer technologies, Power Consumption, Retention time, Sense Amplifier
Edition: Volume 6 Issue 4, April 2017
Pages: 1301 - 1305
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 114
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 1267 - 12718Kb Logic Compatible DRAM based Memory Design for Low Power Systems
Harshita Shrivastava, Rajesh Khatri
Downloads: 120
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015
Pages: 329 - 332Low Power 1 bit Adiabatic SRAM Cell Design
Shobha Goutam, D. K. Mishra