International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 140 | Views: 262

Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 11, November 2013 | Popularity: 7 / 10


     

A Robust UART Implementation for Industrial Applications on FPGA

Nagaraju. A, S. Nagi Reddy


Abstract: This paper describes a novel architecture based on Recursive Running Sum (RRS) filter implementation for wire and Wireless data processing. UARTs are used for asynchronous serial data communication between remote embedded systems. The universal asynchronous receiver/transmitter i. e. UART which is the kind of serial communication protocol which allows the full duplex communication in serial link. This paper presents the hardware implementation of a high speed and efficient UART using FPGA. If physical channel is noisy then, serial data bits get corrupted during transmission. The UART core described here, utilizes recursive running sum filter to remove noisy samples. Input data signal is directly sampled with system clock and samples are accumulated over a window size. The window size is user programmable and it should be set to one tenth of required bit period. The intermediate data bit is decoded using magnitude comparator. The advantage of this architecture is that baud rate is decided by the window size so there is no need of any external timer module which is normally required for standard UARTs. The Recursive Running Sum (RRS) filter architecture with programmable window size of M is designed and modules are implemented with VHDL language. This project implementation includes many applications in wireless data communication Systems like RF, Blue tooth, WIFI, ZigBee wireless sensor applications. Total coding written in VHDL language. Simulation in Modelsim Simulator, Synthesis done by XILINX ISE 9.2i. Synthesis result is verified by the Chipscope. Input signal given from the keyboard and output is seen by the help of HyperTerminal.


Keywords: Robust UART, RRS filer, data processing, communication, noise


Edition: Volume 2 Issue 11, November 2013


Pages: 117 - 120




Text copied to Clipboard!
Nagaraju. A, S. Nagi Reddy, "A Robust UART Implementation for Industrial Applications on FPGA", International Journal of Science and Research (IJSR), Volume 2 Issue 11, November 2013, pp. 117-120, https://www.ijsr.net/getabstract.php?paperid=02013373

Similar Articles

Downloads: 128 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 7 Issue 6, June 2018

Pages: 1662 - 1664

Enhancement of Gray Level Image by Fuzzy and Filter Technique

Monalisa Pandey, Pankaj Sharma

Share this Article

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa, S. Salaiselvapathy

Share this Article

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 7, July 2022

Pages: 1706 - 1708

Image Enhancement Techniques Using Matlab Functions

Telagamalla Gopi

Share this Article

Downloads: 1

Research Paper, Electronics & Communication Engineering, Egypt, Volume 10 Issue 12, December 2021

Pages: 1281 - 1287

Feature Level Fusion of Palmprint and Iris Images for Person Identification

May Essam, Fayez Wanis Zaki, Mervat El-Seddek

Share this Article

Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 2, February 2023

Pages: 647 - 651

Pre-Processing Techniques for Digital Mammograms

Dr. P. Indra, R. Yoganapriya

Share this Article
Top