Downloads: 114 | Views: 253
Research Paper | Electronics & Communication Engineering | India | Volume 2 Issue 7, July 2013 | Popularity: 6.1 / 10
Implementation of an Arithmetic Logic Unit using Area Efficient Carry Look-Ahead Adder and Booths Multiplier
Sarwagya Chaudhary
Abstract: An arithmetic logic unit acts as the basic building block or cell of a central processing unit of a computer. It is a digital circuit, comprised of the basic electronic components, which is used to perform various arithmetic, logic and integral operations. . The purpose of this work is to propose the design of an 8-bit ALU which supports 4-bit multiplication. The functionalities of the ALU in this study consist of addition, subtraction, increment, decrement, AND, OR, NOT, XOR, NOR, twos complement generation, multiplication. The adder in the ALU is implemented using a Carry Look Ahead adder joined by a ripple carry approach. The design of the multiplier is achieved using the Booths Algorithm. The proposed ALU can be designed by using Verilog or VHDL and can also be designed on Cadence Virtuoso Platform.
Keywords: Arithmetic Logic Unit, Booth Multiplier, Carry Look-Ahead Adder, VLSI
Edition: Volume 2 Issue 7, July 2013
Pages: 264 - 267
Make Sure to Disable the Pop-Up Blocker of Web Browser
Similar Articles
Downloads: 106
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 2, February 2015
Pages: 2242 - 2245Design and Implementation of 64-Bit Multiplier Using CLAA and CSLA
Shaik Meerabi, Krishna Prasad Satamraju
Downloads: 106
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015
Pages: 1527 - 1531Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors
Deepak Kurmi, V. B. Baru
Downloads: 107 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Comparative Studies, Electronics & Communication Engineering, India, Volume 5 Issue 5, May 2016
Pages: 1079 - 1086A Comparison of Different Fixed Width Multipliers Based On MLCP
Rima N, Nisha R
Downloads: 109 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 901 - 904Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure
Vijay G. Roy, P. R. Indurkar, D. M. Khatri
Downloads: 113 | Monthly Hits: ⮙1
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 2869 - 2874A Review Study on High Speed Adder for Image Processing Applications
Parul Jaiswal, Rahul Gedam