Downloads: 121
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015
Maximum Likelihood Trellis Decoder for Golay Codes with Puncturing and Shortening for MIMO in HSPA+
Rajkiran. S. N | Arunlal. K. S
Abstract: HSDPA is based on shared channel transmission and its key features are shared channel and multi-code transmission, higher-order modulation, short Transmission Time Interval (TTI), fast link adaptation and scheduling along with fast hybrid Automatic Repeat request (ARQ). The HS-DPCCH channel is used in HSDPA by the UE to signal the Hybrid Automatic -Repeat-reQuest (HARQ) acknowledgements and the Channel Quality Information (CQI). The UE is using the CQI to indicate the instantaneous DL channel quality and that information is utilized in determining the UE that should be scheduled during the next TTI. This paper describes an effective working of the MIMO (Multiple Input Multiple Output) system, dependent on the accurate decoding of CQI & PCI values at the Base Transceiver station to provide flawless service to the MIMO service enabled UE. The possible values of CQI & PCI are between 0 to 1023 combinations which undergoes (20, 10) encryption at UE. The efficient decoding of the time crucial information is very much desired with least amount of complexity and highly efficient utilization of the resource available for improved downlink which provides higher data throughput with significantly reduced latency. Thus to reduce the cost per bit and enhances to mitigate the challenge to support for high-performance packet data applications for the current advent of smart phones available in the cellular communication eco-system.
Keywords: RAKE, MIMO, HSPA, GOLAY CODES, UMTS
Edition: Volume 4 Issue 8, August 2015,
Pages: 303 - 306
Similar Articles with Keyword 'RAKE'
Downloads: 102 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 6 Issue 3, March 2017
Pages: 1373 - 1375Iov Based Intelligent V2V and V2U Communication
Naicy P. E. | R. Dharmalingam [2]
Downloads: 118
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 1, January 2015
Pages: 1846 - 1848A Review on Implementation of FPGA for Automatic Reverse Braking System
Divya Thakur | A. P. Thakare [3]