International Journal of Science and Research (IJSR)
Communication Engineering
Downloads: 146 | Views: 889
Electronics & Communication Engineering, India, Volume 8 Issue 3, March 2019
Pages: 1568 - 1572Design of Controller for Sensorless BLDC Motor using Back-EMF Technique
B. Vinodh Kumar | S. Savitha | Nivetha S
Downloads: 146 | Views: 744
Electronics & Communication Engineering, India, Volume 8 Issue 7, July 2019
Pages: 1472 - 1474Nanosensors: Applications and Challenges
Asim Kumar
Downloads: 145 | Views: 1048
Electronics & Communication Engineering, India, Volume 2 Issue 3, March 2013
Pages: 52 - 56Implementation of Space Time Block Codes for Wimax Applications
M Ravi | A Madhusudhan
Downloads: 145 | Views: 873
Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 302 - 305Development of Zero-Padded Conjugate Cancellation Transmission with Adaptive Receiver for ICI Cancellation
Amandeep Kaur | Garima Saini
Downloads: 145 | Views: 921
Electronics & Communication Engineering, India, Volume 2 Issue 7, July 2013
Pages: 417 - 418Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS Technology
Harshit Dosi | Rekha Agrawal
Downloads: 145 | Views: 1119
Electronics & Communication Engineering, India, Volume 2 Issue 8, August 2013
Pages: 322 - 328Transfer function and Impulse Response Simulation of Power Line Channel
Brajesh Singh | Kanchan Sharma
Downloads: 145 | Views: 1209
Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 108 - 112Design and Simulation of Four Stage Pipelining Architecture Using the Verilog
Rakesh M. R
Downloads: 145 | Views: 785
Electronics & Communication Engineering, India, Volume 3 Issue 3, March 2014
Pages: 455 - 458Design of Parallel Linear Phase FIR Digital Filter of Odd Length based on Fast FIR Algorithm
Md Raju Ali | Jobbin Abraham Ben
Downloads: 145 | Views: 717
Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014
Pages: 1059 - 1063Determination of Hot Spots in Protein Sequence using Digital Filter
Ashwini T. Walekar | A. S. Shirsat
Downloads: 145 | Views: 923
Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 206 - 209Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate
Neha Kumari | Rakesh Jain