A Low Power Highly Applicable Approach for Caches Based on STT-RAM Technology

Neethu Anna Sabu, Sreeja K. A.

Abstract: The static power dissipation of the peripheral circuits of STT-RAM instruction caches is reduced in this paper. The main goal is to detect the idle time of caches in advance and thereby reduce power consumption. The architecture was further modified to reduce power consumption and to avoid data loss. PEG is introduced along with the architecture. It was applied in ATM and compared with that of conventional RAM. It was implemented and evaluated by XILINX ISE 8.1i and achieved a greater reduction in power.

Keywords: STT-RAM technology, caches, PEG-cache