International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 102 | Views: 168

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015

Implementation of Enhanced Cache Controller with Multi-Sized Outputs

Sweety M Pinjani | Prof. V. B. Baru

Abstract: The major role of cache controller is reduction in the data transfer access time between the CPU and cache. The controller which is capable of handling a system with many cores is designed. It is also capable of giving multi-sized output like 1, 2, 4, 8 and 16 bytes. The operation of this controller is defined by 6 different states like Fetch Data, Read Cache, Write Cache, Read Memory, Write Memory and Give Data. The controller can be used for different ways of caches. The design is developed using Verilog HDL. A test bench is also developed to test the functionality of the design.

Keywords: Cache, cache controller, system performance, hit, miss

Edition: Volume 4 Issue 6, June 2015,

Pages: 2174 - 2176

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait