International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 109 | Views: 161

Review Papers | Electronics & Communication Engineering | India | Volume 4 Issue 5, May 2015

Review on Different Types of Power Efficient Adiabatic Logics

Vijendra Pratap Singh [3] | Dr. S.R.P Sinha

Abstract: This paper shows a new adiabatic approach known as Positive Feedback Adiabatic Logic. Adiabatic circuits and static CMOS logic are used in low power VLSI chips to achieve improved device performance. Power reduction is achieved by recovering the energy in the recovery phase of the power clock. The power saving in the adiabatic logic over static CMOS logic can reach more than 90 %. The main goal of this paper is to provide low power solutions to VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking schemes and signal waveforms are different from those of standard CMOS circuits. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy.

Keywords: Static CMOS, Adiabatic logic, Low power, Energy dissipation, PFAL, Energy recovery

Edition: Volume 4 Issue 5, May 2015,

Pages: 1214 - 1218

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait