International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Downloads: 2 | Views: 147 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 12 Issue 3, March 2023

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi [4]

Abstract: High power consumption has become key role in VLSI design circuits, when it comes in battery - operated applications such that to save the battery life. Short - circuit power and switching power play key role in power dissipations, there are so many techniques to reduce power. By stacking arrangement, we can reduce power and we can utilize technique for various circuits. In this paper NAND and NOR gates realized, stacking technique consumes low power than standard reduction techniques. These circuits are simulated in Tanner EDA Tool with Generic 250 nm transistors.

Keywords: NAND gate, NOR gate, Leakage Power, STACK, CMOS Transistor

Edition: Volume 12 Issue 3, March 2023,

Pages: 79 - 81

How to Download this Article?

Type Your Valid Email Address below to Receive the Article PDF Link

Verification Code will appear in 2 Seconds ... Wait