Downloads: 104 | Views: 207

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016

Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications

Vijaykumar Jadhav | K. Sujata

Abstract: As technology improves, the power dissipated by the links of a network-on-chip (NoC) starts to compete with the power dissipated by the other elements of the communicate ion subsystem, namely, the routers and the network interfaces (NIs). Here, we present a set of data encoding schemes to reduce the power dissipated by the links of a NoC. In this paper, the encoder in LDPC is replaced with our data encoding schemes in order to reduce the power consumption in Low Density Parity Check Techniques. Experiments carried out on both synthetic and real traffic scenarios show the effectiveness of the proposed schemes

Keywords: Encoding, Interconnection On Chip, Low Density Parity Check, Majority Logic Decoding, Power Analysis

Edition: Volume 5 Issue 3, March 2016,

Pages: 2240 - 2243