Downloads: 109 | Views: 248
Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 7, July 2014 | Popularity: 6.6 / 10
Study and Analysis of Different Parameters and Power Consumption of Various Multipliers in FIR Filter using VHDL
Sushant Shekhar, Ghanshyam Jangid
Abstract: Power consumption and speed are the two main performance criterion of any circuit in VLSI system design. A multiplier and adder play an important role in VLSI technology. A circuit performance is usually explained by the performance of adder and multiplier. In digital circuit serial and parallel multiplier are used for the operation. As a result, multipliers with optimized area & speed have been designed with fully parallel algorithms. Low-power design led directly to the portable device uptime. Therefore, low power multiplier design has been in an important part of the low power VLSI system design.
Keywords: Power consumption, speed, Radix-2 multiplier, Radix-4 multiplier, FIR filter, FFT algorithm
Edition: Volume 3 Issue 7, July 2014
Pages: 580 - 587
Similar Articles
Downloads: 195 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Informative Article, Electronics & Communication Engineering, India, Volume 4 Issue 10, October 2015
Pages: 188 - 191Realization of Smart City Using 5G Cognitive Radio
Lalit Chettri, Syed Sazad
Downloads: 1 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 5, May 2023
Pages: 844 - 850Macro Modelling Approach in Power Aware Scheduling
Dr. Dileep P.
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Analysis Study Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022
Pages: 966 - 969High Speed Low Power 8-Bit Binary up Counter in 45nm CMOS Technology
S. Sivashankari
Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1
Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023
Pages: 79 - 81Design of Low Power Logic Gates for VLSI Design Circuits
Telagamalla Gopi
Downloads: 2 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2
Research Paper, Electronics & Communication Engineering, India, Volume 13 Issue 8, August 2024
Pages: 1821 - 1823Power Efficient Voltage Level Shifter using RCC Network and Stacking Technique
Rentala Laxmi Sindhuja