Open Citations — Efficient Design of 1- bit Low Power Full Adder using GDI Technique | IJSR
International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064

Open Citations

Efficient Design of 1- bit Low Power Full Adder using GDI Technique

Deepika Shukla, S.R.P Sinha

2 Open Citations
Export Citations

Last updated: 2026-10-14 09:00:14

Citing Works

Comparative analysis of a 4-bit ripple carry adder design across multiple CMOS technology nodes

Maizan Muhamad, Hanim Hussin, Anees Bt Abdul Aziz, Tuan Norjihan Tuan Yaakub, Rafidah Rosman

AIP conference proceedings · 2025

View Citing Source Indexed via Openalex, Opencitations

Design of 8:1 multiplexer using gate diffusion input (GDI) technique and comparison of delay performance with CMOS logic

B. Sai Kumar, P. Dass

AIP conference proceedings · 2025

View Citing Source Indexed via Openalex, Opencitations
Top

Confirm Your Share

Enter your details so IJSR can confirm this sharing activity.

Your details are used to validate this share and protect the award process from duplicate or false activity.