Downloads: 104
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 10, October 2014
Pages: 2221 - 2224Implementation of Low Power Ternary Logic Gates using CMOS Technology
V. T. Gaikwad, Dr. P. R. Deshmukh
Share this article