Downloads: 131
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 7, July 2014
Pages: 206 - 209Analysis of Clock Gating for Dynamic Power Reduction in JK Flip Flop with Transmission Gate
Neha Kumari, Rakesh Jain
Share this article