Downloads: 118
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2700 - 2704Design and Verification of Truncation-Error-Tolerant 8 Bit Signed-Multiplier
Shruti Verma, Rakesh Jain
Share this article
International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed
ISSN: 2319-7064