Downloads: 121

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 10, October 2015

An Efficient Design of Advanced Encryption Algorithm with FPGA

Soraisham Tarunjit Meitei | M. Rajmohan ^[2]

Abstract: A FPGA-based implementation of the Advanced Encryption Standard (AES) algorithm is presented in this paper. This implementation is performed using a reconfigurable 32-bit MicroBlaze processor embedded in the FPGA chip using RS232 to interface with PC to obtain a prototyped data encryption/decryption system. The iterative looping approach with block and key size of 128 bits, lookup table implementation of S-box will performed. Simulation results, data summary results are carried out with previous reported designs.

Keywords: AES, FPGA, encryption, decryption, Rijndael, block cipher

Edition: Volume 4 Issue 10, October 2015,

Pages: 771 - 776

Similar Articles with Keyword 'AES'