International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 104

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 8, August 2015


VLSI Design in Terms of Power System

Bhawana Singh [2] | Nidhi Goyal [3]


Abstract: Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all power management on chip are the key challenges below 100nm due to increased complexity. For many designs, optimization of power is important as timing due to the need to reduce package cost and extended battery life. It has been shown that scheming VLSI for power entails a design methodology at every level of the design grading. The main components of such a methodology are estimation and optimization, the classical analysis and amalgamation pair. In order to estimate and optimize the power consumption of a digital circuit it is necessary to know how energy is intemperate. The way each factor interrelates with the others will also clarify the effects these elements have on every VLSI design stage. This analysis will determine which elements can be disregarded within a specific design environment.


Keywords: VLSI Design, Very Large Scale Integrated, Current Characterization Methodology, Power Methodology


Edition: Volume 4 Issue 8, August 2015,


Pages: 903 - 904


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Bhawana Singh, Nidhi Goyal, "VLSI Design in Terms of Power System", International Journal of Science and Research (IJSR), Volume 4 Issue 8, August 2015, pp. 903-904, https://www.ijsr.net/get_abstract.php?paper_id=SUB157496

Similar Articles with Keyword 'VLSI Design'

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 79 - 81

Design of Low Power Logic Gates for VLSI Design Circuits

Telagamalla Gopi [4]

Share this Article

Downloads: 3 | Weekly Hits: ⮙2 | Monthly Hits: ⮙2

Research Paper, Electronics & Communication Engineering, India, Volume 12 Issue 3, March 2023

Pages: 470 - 472

Reduction of Leakage Power for VLSI Design Logic Gate Circuits

Kiran Renukuntla

Share this Article
Top