Downloads: 101
Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 6, June 2015
Low Noise & High Speed Domino Logic Circuit
Reetu Narayan | Kumar Saurabh [3]
Abstract: Dynamic logic style is used in high performance circuit designs due to its high speed. But during cascading of dynamic gates, problem arises due to charge sharing, charge redistribution and charge leakage. To avoid these problems, domino logic design is used in the circuit due to their advantages such as their high speed and less noise immunity. In this paper we have proposed a new domino circuit which has very small speed power product as compared to previous designs of domino logic circuits. Simulation are carried out for 90nm technology with Vdd = 1 Volt, for the case of OR gate.
Keywords: Domino logic, Dynamic Logic, Diode Footed Logic, Pull down Network, Pull up network, Charge sharing, charge leakage
Edition: Volume 4 Issue 6, June 2015,
Pages: 3016 - 3021
Similar Articles with Keyword 'Domino logic'
Downloads: 112
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014
Pages: 1100 - 1104Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor
Narendra Yadav | Vipin Kumar Gupta [4]
Downloads: 127
Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1301 - 1305Domino CMOS Implementation of Power Optimized and High Performance CLA Adder
Kistipati Karthik Reddy | Jeeru Dinesh Reddy [2]