International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 107

Research Paper | Electronics & Communication Engineering | India | Volume 4 Issue 4, April 2015


Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate

Sima Baidya | Arindam Chakraborty


Abstract: In VLSI technology, field effect transistors are promising candidate to extend moor-s law in coming years its stated that the number of die or the number of chip will be double in every 18 month. Recently double gate MOSFET has been demonstrated to allow better performance in means of power and delay as power and performance have become the predominant concern for chip designer. In this paper, we are represent the study on logic gates using bulk transmission gate and double gate transmission gate and compare the results in between the two in the form of power i. e leakage power, static power and dynamic power in 45nm technology. So we characterized and validate arithmetic logic gates that are AND gate, XOR gate using the platform cadence virtuoso in 45 nm technology. And the experimental results show that using double gate transmission gate we get the better performance that means low leakage power dissipation.


Keywords: Transmission Gate, Double gate MOSFET, Bulk transmission gate, Double Gate Transmission gate


Edition: Volume 4 Issue 4, April 2015,


Pages: 3321 - 3325


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Sima Baidya, Arindam Chakraborty, "Comparative Study on Logic Gates Using Bulk Transmission Gate and Double Gate Transmission Gate", International Journal of Science and Research (IJSR), Volume 4 Issue 4, April 2015, pp. 3321-3325, https://www.ijsr.net/get_abstract.php?paper_id=SUB153955

Similar Articles with Keyword 'Transmission Gate'

Downloads: 111

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 11, November 2015

Pages: 1025 - 1029

Design and Analysis of Dynamic Comparator with Reduced Power and Delay

Shashank Shekhar [4] | Dr. S. R. P. Sinha [5]

Share this Article

Downloads: 112

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 8, August 2014

Pages: 1100 - 1104

Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor

Narendra Yadav | Vipin Kumar Gupta [4]

Share this Article
Top