Downloads: 137
M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 4 Issue 1, January 2015
Design of High Speed VLSI Architecturefor 1-D Discrete Wavelet Transform
Rashmi Patil [4] | Dr. M. T. Kolte [2]
Abstract: The work presents an implementation of discrete wavelet transform (DWT) using systolic array architecture in VLSI. The architecture consists of filter unit, storage unit and control unit. This performs calculations of low pass and high pass coefficients by using only one multiplier. This architecture has been implemented and simulated using VLSI. The hardware utilization efficiency is more as compared to the referred due to the FBRA scheme. The systolic nature of this architecture corresponds to a clock speed of 19.27MHz for Coiflets1 wavelet as compared to other two wavelets. It has advantage for optimizing area and time. The architecture is modular and cascadable for one or multi-dimensional DWT.
Keywords: DWT, FRA, hardware efficiency, six tap Fir Filter, Systolic Array
Edition: Volume 4 Issue 1, January 2015,
Pages: 42 - 51
Similar Articles with Keyword 'DWT'
Downloads: 1
Research Paper, Electronics & Communication Engineering, Egypt, Volume 10 Issue 12, December 2021
Pages: 1281 - 1287Feature Level Fusion of Palmprint and Iris Images for Person Identification
May Essam | Fayez Wanis Zaki | Mervat El-Seddek
Downloads: 95
M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014
Pages: 2276 - 2281Skin based Data hiding in Images by Using Haar and db2 DWT Techniques
Swapnali Zagade | Smita Bhosale