International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 55 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 10 Issue 3, March 2021


VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem

Ragi R G | Jayaraj U Kidav | Roshith K


Abstract: In Edge detection is one of the most fundamental algorithms in digital image processing. The Canny edge detector is the most implemented edge detection algorithm because of its ability to detect edges even in images that are intensely contaminated by noise. In this paper, a modified canny edge detector is designed implemented in MATLAB and implemented in FPGA. The mask for gradient calculation and in non-maximal suppression bilinear interpolation of four pixels are considered. This edge detector is implemented as a preprocessing stage in iris detection subsystem. The motivation in designing the hardware modules of canny edge detector was to reduce its complexity, enhance its performance and to make it suitable development on a reconfigurable FPGA based platform for VLSI implementation.


Keywords: Edge Detection, Canny Edge detector, FPGA


Edition: Volume 10 Issue 3, March 2021,


Pages: 143 - 150


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Ragi R G, Jayaraj U Kidav, Roshith K, "VLSI Architecture Design and Implementation of CANNY Edge Detection Subsystem", International Journal of Science and Research (IJSR), Volume 10 Issue 3, March 2021, pp. 143-150, https://www.ijsr.net/get_abstract.php?paper_id=SR21301101835

Similar Articles with Keyword 'Edge Detection'

Downloads: 136

Research Paper, Electronics & Communication Engineering, India, Volume 5 Issue 11, November 2016

Pages: 422 - 426

An Segmentation Under Connected Components Based on Watershed Algorithm Using FPGA Processor

R. Kiruthikaa [3] | S. Salaiselvapathy

Share this Article

Downloads: 103

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 2839 - 2842

An Efficient Diamond Mask Based Sobel Edge Detection Filter

Gurupal Singh Chawla [2] | Nitin Jain [9]

Share this Article
Top