International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 107

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 9, September 2014


Implementation and Comparison of Tree Multiplier using Different Circuit Techniques

Subhag Yadav | Vipul Bhatnagar


Abstract: Multiplication is an important fundamental function in arithmetic operations and is used in various applications. Tree multiplier is a high speed parallel multiplier used for large size operands. In this paper 4x4 Tree multiplier is implemented with CMOS logic, CPL logic and DPL logic technique and various performance parameters such as power, delay and transistor count of Tree Multiplier using different circuit techniques are discussed and compared. Different types of circuit techniques have a unique pattern of structure to improve their performance in various means like low power, minimal delay and decreased PDP. All the circuits are designed and simulated using 90nm technology, 2.5V supply Also layouts of all the basic circuits (AND2 and Full Adder) using CMOS logic, CPL logic and DPL logic are designed and the layout of the Tree multiplier using CMOS logic is designed and verified by its corresponding waveform.


Keywords: Full adder, AND gate, Tree Multiplier, 32 compressor, CMOS, CPL, DPL


Edition: Volume 3 Issue 9, September 2014,


Pages: 2276 - 2280


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Subhag Yadav, Vipul Bhatnagar, "Implementation and Comparison of Tree Multiplier using Different Circuit Techniques", International Journal of Science and Research (IJSR), Volume 3 Issue 9, September 2014, pp. 2276-2280, https://www.ijsr.net/get_abstract.php?paper_id=SEP14611

Similar Articles with Keyword 'Full adder'

Downloads: 1

Research Paper, Electronics & Communication Engineering, India, Volume 10 Issue 7, July 2021

Pages: 1498 - 1500

Design of Efficient Braun Multiplier for Arithmetic Applications

Telagamalla Gopi [4]

Share this Article

Downloads: 107

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 9, September 2014

Pages: 943 - 949

Design and Analysis of CMOS Multipliers at 180nm and 350nm

Jagmeet Singh | Hardeep Singh [3]

Share this Article
Top