International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 119

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 3 Issue 11, November 2014


A Semi-Automatic Control Mechanism for Automobile Driver Assistance

K. Sundar [2] | E. V. Narayana


Abstract: Monitoring driver fatigue, inattention, and lack of sleep is very important in preventing motor vehicles accidents. A visual system for automatic driver vigilance has to address two fundamental problems. First of all, it has to analyze the sequence of images and detect if the driver has his eyes open or closed, and then it has to evaluate the temporal occurrence of eyes open to estimate the driver's visual attention level. In this paper we propose a visual approach that solves both problems. The main objective of the project is to build a robust real-time system to monitor the loss of attention of the driver. The percentage of eye closure has been used to indicate the alertness level


Keywords: Drivers alertness, attention monitoring, Support Vector Machines SVMs, Haarfeatures, Boosting, AdaBoost, Gaussian mixture model


Edition: Volume 3 Issue 11, November 2014,


Pages: 340 - 345


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

K. Sundar, E. V. Narayana, "A Semi-Automatic Control Mechanism for Automobile Driver Assistance", International Journal of Science and Research (IJSR), Volume 3 Issue 11, November 2014, pp. 340-345, https://www.ijsr.net/get_abstract.php?paper_id=OCT14921

Similar Articles with Keyword 'Boosting'

Downloads: 110

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 2005 - 2008

MPLNC Using Cyclic Code and Select-Max Protocol

Faizy Fazal [2] | Ann Susan Varghese [4]

Share this Article

Downloads: 114

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 8, August 2015

Pages: 1267 - 1271

8Kb Logic Compatible DRAM based Memory Design for Low Power Systems

Harshita Shrivastava | Rajesh Khatri

Share this Article
Top