International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 103

Review Papers | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014


A Review on Reversible Logic Gate Multipliers

Supreetha Rao | Supreetha M | Vidya Venkatesh | Prajna [7]


Abstract: The efficient low power and small area multipliers in the digital circuits for the emerging technology are of more interest these days. Hence designing of the multipliers with the factors of low power, area and delay is dominant. For this purpose the reversible logic multipliers are designed in advantage over that of conventional multipliers. This paper describes the comparative analysis of different reversible logic gate multipliers in terms of number gates, number of garbage inputs, garbage outputs and quantum cost. Each of the multipliers operation can be generalized for NxN bit multiplication of their advantages.


Keywords: multipliers, reversible logic, garbage output, garbage input, quantum cost


Edition: Volume 3 Issue 10, October 2014,


Pages: 2286 - 2288


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Supreetha Rao, Supreetha M, Vidya Venkatesh, Prajna, "A Review on Reversible Logic Gate Multipliers", International Journal of Science and Research (IJSR), Volume 3 Issue 10, October 2014, pp. 2286-2288, https://www.ijsr.net/get_abstract.php?paper_id=OCT14757

Similar Articles with Keyword 'multipliers'

Downloads: 0

Research Paper, Electronics & Communication Engineering, India, Volume 11 Issue 11, November 2022

Pages: 1103 - 1106

Improved FIR Filter using Schonhage-Strassen Algorithm based Multipliers

S. Gayathri [8]

Share this Article

Downloads: 2 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Student Project, Electronics & Communication Engineering, India, Volume 10 Issue 9, September 2021

Pages: 122 - 125

Design of 256 x 256 bit Vedic Multiplier

Aishwarya K M | Dr. Kiran V [4]

Share this Article
Top