International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 127 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper | Electronics & Communication Engineering | India | Volume 3 Issue 10, October 2014


Digital P-I-D Controller Implementation for Speed Control Applications Using FPGA

C. Pratibha Rohini | A. M. Prasad


Abstract: This paper deals with the implementation of PID controller for a DC fan controller application on FPGA platform (both hardware and software). The PID controller is implemented on Spartan 3E FPGA by using Xilinx software version 9.2. The PWM signal is generated by FPGA Spartan 3E board, which further given to DC fan for its speed control. The PID controller is prototyped and verified on the Xilinx Spartan 3E Field Programmable Gate Array (FPGA) platform and a test bench is written for top module (PID controller) which is simulated by using ModelSim simulator. The verification of DC fan operation is checked using generated PWM signal generator.


Keywords: Analog to Digital Converter ADC Field Programmable Gate Array FPGA, Proportional-Integral-Derivative PID controller, Pulse Width Modulation PWM signal generator, Very High Speed Integrated Circuit Hardware Description Language VHDL


Edition: Volume 3 Issue 10, October 2014,


Pages: 388 - 391


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

C. Pratibha Rohini, A. M. Prasad, "Digital P-I-D Controller Implementation for Speed Control Applications Using FPGA", International Journal of Science and Research (IJSR), Volume 3 Issue 10, October 2014, pp. 388-391, https://www.ijsr.net/get_abstract.php?paper_id=OCT1423

Similar Articles with Keyword 'Analog'

Downloads: 140 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Research Paper, Electronics & Communication Engineering, India, Volume 2 Issue 5, May 2013

Pages: 229 - 233

Study of R2R 4-Bit and 8-Bit DAC circuit using Multisim Technology

Raghavendra. R | S.A Hariprasad | M.Uttara Kumari

Share this Article

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article
Top