International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 141

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 7, July 2016


Architectural Implementation of Optimized DSP Accelerator with Modified Booth Recoder

Linu M Jiji | Ragimol [2]


Abstract: Hardware acceleration has been proved as an extremely promising implementation strategy for the digital signal processing (DSP) domain. An accelerator is a hardware module that can be attached to a processor core. It enhances the performance or functionality by executing certain function in the accelerator instead of executing in the processor core. The accelerator module mainly consists of flexible computational units (FCUs). The structure of the flexible computational unit is designed to enable high performance flexible operation chaining based on a set of operation templates found in DSP kernels. The number of flexible computational units is determined at the design time based on the instruction level parallelism and area constraints imposed by the designer. In this work a high performance architectural scheme is designed by combining both the architectural and arithmetic levels of ion. The proposed solution forms an efficient design delay tradeoff of 46 % delivering optimized latency/area and energy implementations. It also provides high computing performance, real time processing and power efficiency to variety of applications ranging from sensors to servers. The accelerator module can be used in applications where high performance computation is needed. It can be used in video encoding or decoding for high performance encoding and multichannel transcoding. It can also be used in various image processing applications.


Keywords: DSP Accelerator, Digital signal processor, Modified Booth Algorithm, Multiplier


Edition: Volume 5 Issue 7, July 2016,


Pages: 65 - 67


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Linu M Jiji, Ragimol, "Architectural Implementation of Optimized DSP Accelerator with Modified Booth Recoder", International Journal of Science and Research (IJSR), Volume 5 Issue 7, July 2016, pp. 65-67, https://www.ijsr.net/get_abstract.php?paper_id=NOV164855

Similar Articles with Keyword 'Digital signal processor'

Downloads: 100

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 4, April 2015

Pages: 2517 - 2520

Communication between Multiple Resources Using Arbiter Design

Shital S. Horte | Dr. D. V. Padole

Share this Article

Downloads: 106

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 6, June 2015

Pages: 1527 - 1531

Design of High Speed 32 Bit Multiplier Architecture Using Vedic Mathematics and Compressors

Deepak Kurmi | V. B. Baru [3]

Share this Article
Top