International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 116

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 6, June 2016


Design and Analysis of f2g Gate using Adiabatic Technique

Renganayaki.G | Thiyagu.P


Abstract: This paper presents the comparison of conventional and two efficient adiabatic logics ECRL and PFAL. F2G gate is implemented using these two design technique. F2G gates are reversible gates. Reversible computing performed on F2G gates with adiabatic design techniques promises more reduced in power consumption as compared to traditional adiabatic CMOS circuits. Comparison in this paper shows very encouraging results in terms of average power consumption, transistor count. The designs are simulated and implemented on Cadence ICE6.1.5 virtuoso Design Environment using UMC 180 nm transistor model. The simulation results indicate that ECRL is better than PFAL, adiabatic logic at lower value load capacitancein terms of average power consumption and transistor count for implementation of F2G gates at low frequency andlow power application.


Keywords: ECRL, PFAL, CMOS Adiabatic Logic, F2G Gates, REVERSIBLE LOGIC


Edition: Volume 5 Issue 6, June 2016,


Pages: 2363 - 2367


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Renganayaki.G, Thiyagu.P, "Design and Analysis of f2g Gate using Adiabatic Technique", International Journal of Science and Research (IJSR), Volume 5 Issue 6, June 2016, pp. 2363-2367, https://www.ijsr.net/get_abstract.php?paper_id=NOV164818

Similar Articles with Keyword 'ECRL'

Downloads: 107

M.Tech / M.E / PhD Thesis, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015

Pages: 1409 - 1413

Design and Analysis of Asynchronous 16*16 Adiabatic Vedic Multiplier Using ECRL and EEAL Logic

C. S. Harmya Sreeja | N. Sri Krishna Yadav

Share this Article

Downloads: 125

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 6, June 2014

Pages: 43 - 45

Low Power Circuit Design Using Positive Feedback Adiabatic Logic

Arjun Mishra | Neha Singh [11]

Share this Article
Top