International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 111

Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 6, June 2016


Low Area, Low Power and Wide Bandwidth Operational Amplifier by 130nm CMOS Technology

Chintan Suman Verma | Dr. R. H. Talwekar


Abstract: A high performance two-stage Operational Amplifier is presented in this paper having the specifications of less Area and wide bandwidth which is operated on low power i. e.1.3V supply. Miller capacitor with resistor is used for compensation which also significantly improves the bandwidth. Design of Operational Amplifier is demonstrated with only CMOS transistors. The Amplifier exhibits a gain of 59 dB, 1.25 MHz 3dB bandwidth, 605 MHz Unity gain bandwidth, 269 dB CMRR, 106 dB PSRR, 1.6 V/s Slew rate with the power dissipation of 0.43 mW.


Keywords: Op-amp, low power, less area, two-stage, CMRR


Edition: Volume 5 Issue 6, June 2016,


Pages: 1765 - 1767


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

Chintan Suman Verma, Dr. R. H. Talwekar, "Low Area, Low Power and Wide Bandwidth Operational Amplifier by 130nm CMOS Technology", International Journal of Science and Research (IJSR), Volume 5 Issue 6, June 2016, pp. 1765-1767, https://www.ijsr.net/get_abstract.php?paper_id=NOV164677

Similar Articles with Keyword 'Opamp'

Downloads: 110

Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1772 - 1776

Comparative Study of the Sinusoidal Oscillator by using Current Conveyor

Gargi Sharma [3] | Jagandeep Kaur [3] | Neeraj Gupta [3]

Share this Article

Downloads: 114 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 3 Issue 5, May 2014

Pages: 1761 - 1766

Simulation and Analysis of Current Conveyor using 0.18um CMOS Technology

Gargi Sharma [3] | Jagandeep Kaur [3] | Neeraj Gupta [3]

Share this Article
Top