Downloads: 131
Research Paper | Electronics & Communication Engineering | India | Volume 5 Issue 6, June 2016
Design and Analysis of Full Adder Using Adiabatic Logic
Durgesh Patel [2] | Dr. S. R. P. Sinha [5]
Abstract: Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic (PFAL), Two-Phase Adiabatic Static Clocked Logic (2PASCL) respectively. Comparison shows significant power saving.
Keywords: adiabatic switching, energy dissipation, power clock, 2PASCL, ECRL
Edition: Volume 5 Issue 6, June 2016,
Pages: 1270 - 1274
Similar Articles with Keyword 'energy dissipation'
Downloads: 109
Research Paper, Electronics & Communication Engineering, India, Volume 3 Issue 11, November 2014
Pages: 2089 - 2092Low Power Security System by Using Dral
B. Rashika | R. Ramadoss
Downloads: 109
Review Papers, Electronics & Communication Engineering, India, Volume 4 Issue 5, May 2015
Pages: 1214 - 1218Review on Different Types of Power Efficient Adiabatic Logics
Vijendra Pratap Singh [3] | Dr. S.R.P Sinha