International Journal of Science and Research (IJSR)

International Journal of Science and Research (IJSR)
Call for Papers | Fully Refereed | Open Access | Double Blind Peer Reviewed

ISSN: 2319-7064


Downloads: 108

M.Tech / M.E / PhD Thesis | Electronics & Communication Engineering | India | Volume 5 Issue 3, March 2016


Design and VLSI Implementation of N X N Binary Multiplier Using Successive Approximation of (N-1) X (N-1) Binary Multipliers

K. Indumathi | M. Nisha Angeline [2]


Abstract: In VLSI technology, power consumption and delay becomes a major problem in multipliers. To reduce these issues we propose a new multiplier algorithm that combines numerical transformation and shift and add technique. In this design N X N bitmultiplication is done by using successive approximation of (N-1) X (N-1) bit multiplier. The strength of the multiplication is reduced by weight reduction technique. The performance of N-bit multiplier using successive approximation of N-1 bit multiplier is compared with the existing techniques and evaluated through simulation in order to highlight the speed superiority by reducing the number of components and interconnections. N-bit successive approximation is an excellent choice for low area and high speed applications. All the above mentioned multipliers are coded in VHDL and simulated in ModelSim and synthesized in EDA tool Xilinx_ISE 9.2i. This method is suitable for higher order bits. The analysis of power report is also presented here the proposed design is suitable for high speed, low area applications.


Keywords: weight reduction, numerical tansformation, successive approximation, shift and add method


Edition: Volume 5 Issue 3, March 2016,


Pages: 988 - 992


How to Download this Article?

You Need to Register Your Email Address Before You Can Download the Article PDF


How to Cite this Article?

K. Indumathi, M. Nisha Angeline, "Design and VLSI Implementation of N X N Binary Multiplier Using Successive Approximation of (N-1) X (N-1) Binary Multipliers", International Journal of Science and Research (IJSR), Volume 5 Issue 3, March 2016, pp. 988-992, https://www.ijsr.net/get_abstract.php?paper_id=NOV161980

Similar Articles with Keyword 'successive approximation'

Downloads: 3 | Weekly Hits: ⮙1 | Monthly Hits: ⮙1

Review Papers, Electronics & Communication Engineering, India, Volume 11 Issue 4, April 2022

Pages: 516 - 519

Review for Design Considerations of SAR ADC in CMOS 32 NM Technology

Monu Thool | Dr. Girish D. Korde | Prof. Anant W. Hinganikar

Share this Article

Downloads: 109

Research Paper, Electronics & Communication Engineering, India, Volume 4 Issue 7, July 2015

Pages: 1648 - 1650

Designing Successive Approximation Register ADC by Using Double Tail Comparator

Neha Sharma [14] | Rachna Manchanda [3]

Share this Article
Top